收藏本版 |订阅

FPGA/DSP 今日: 0|主题: 2856|排名: 20 

版主: stanauo
作者 回复/查看 最后发表
预览 直接产生verilog的testbench的python脚本 attachment zhang1998 2021-11-18 0790 zhang1998 2021-11-18 11:34
预览 Mentor全工具license(可用于较新modelsim和questasim等) attachment zhang1998 2021-11-18 0238 zhang1998 2021-11-18 11:34
预览 nlint+modelsim+debussy+自动脚本 attachment zhang1998 2021-11-18 0626 zhang1998 2021-11-18 11:33
预览 【时序约束资料包】培训课程Timing VIVADO attachment zhang1998 2021-11-18 0392 zhang1998 2021-11-18 11:32
预览 vera training 教程 attachment zhang1998 2021-11-18 0179 zhang1998 2021-11-18 11:31
预览 vivado2016.2 下载链接和破解 attachment zhang1998 2021-11-18 0505 zhang1998 2021-11-18 11:30
预览 Vivado xilinx_2016_05 private key zhang1998 2021-11-18 0544 zhang1998 2021-11-18 11:18
预览 CMOS VLSI Design A Circuits and Systems Perspective 4th Edition课件 attachment zhang1998 2021-11-18 0570 zhang1998 2021-11-18 11:17
预览 电能计量中功率计算的相关概念 attachment zhang1998 2021-11-18 0205 zhang1998 2021-11-18 10:39
预览 电表计量的一些资料 attachment zhang1998 2021-11-18 0298 zhang1998 2021-11-18 10:37
预览 Phase Noise Simulation and Modeling of ADPLL by SystemVerilog attachment zhang1998 2021-11-18 0193 zhang1998 2021-11-18 10:36
预览 常见的乘法器Verilog源代码及仿真结果!!!! attachment zhang1998 2021-11-18 0415 zhang1998 2021-11-18 10:33
预览 常见的乘法器Verilog源代码及仿真结果!!!! attachment zhang1998 2021-11-18 0171 zhang1998 2021-11-18 10:32
预览 Clifford E. Cummings经典论文合集 attachment zhang1998 2021-11-18 01608 zhang1998 2021-11-18 10:30
预览 EBook: Introduction to Logic Synthesis using Verilog HDL(Morgan & Claypool) attachment zhang1998 2021-11-18 0322 zhang1998 2021-11-18 10:29
预览 兼容opencores.org的I2C slave的rtl代码 attachment zhang1998 2021-11-18 01852 zhang1998 2021-11-18 10:25
预览 FPGA硬件设计教程 新人帖 attach_img 王晨晨 2021-11-17 0329 王晨晨 2021-11-17 22:54
预览 近期EDA设计会议总结(SoC, FinFET, 2013) attachment zhang1998 2021-11-17 0335 zhang1998 2021-11-17 16:03
预览 Lattice开发培训(中文) attachment zhang1998 2021-11-17 01332 zhang1998 2021-11-17 16:01
预览 Digital Integrated Circuits : A Design Perspective 2nd 非扫描版 attachment zhang1998 2021-11-17 0204 zhang1998 2021-11-17 16:01
预览 verilog语言NAND flash 控制 attachment zhang1998 2021-11-17 0268 zhang1998 2021-11-17 16:00
预览 Nand Flash Controller attachment zhang1998 2021-11-17 0242 zhang1998 2021-11-17 15:57
预览 synplify2019.03工具与hspice2019.06工具 attachment zhang1998 2021-11-17 0518 zhang1998 2021-11-17 15:56
预览 从零开始走进FPGA世界 attachment zhang1998 2021-11-17 0223 zhang1998 2021-11-17 15:55
预览 【数字锁相环】COSTAS环参考资料 attachment zhang1998 2021-11-17 01368 zhang1998 2021-11-17 15:53
预览 深入浅出SSD:固态存储核心技术、原理与实战 attachment zhang1998 2021-11-17 0578 zhang1998 2021-11-17 15:32
预览 [Altium.Designer.FPGA设计指导]Altium.Designer基于FPGA嵌入式系统设计 attachment zhang1998 2021-11-17 0344 zhang1998 2021-11-17 15:29
预览 Mentor mbist lab data attachment zhang1998 2021-11-17 01337 zhang1998 2021-11-17 15:27
预览 axi总线读写通道插入一级寄存器模块verilog源码,已验证,... attachment zhang1998 2021-11-17 01383 zhang1998 2021-11-17 15:26
预览 Xilinx最新官方培训视频教程:How to use the 3 AXI Configurations,... attachment zhang1998 2021-11-17 0311 zhang1998 2021-11-17 15:24
下一页 »

快速发帖

还可输入 80 个字符
您需要登录后才可以发帖 注册/登录

本版积分规则

关闭

站长推荐上一条 /4 下一条



手机版|小黑屋|与非网

GMT+8, 2024-9-21 22:39 , Processed in 0.065647 second(s), 7 queries , MemCache On.

ICP经营许可证 苏B2-20140176  苏ICP备14012660号-2   苏州灵动帧格网络科技有限公司 版权所有.

苏公网安备 32059002001037号

Powered by Discuz! X3.4

Copyright © 2001-2024, Tencent Cloud.