This device has the following features: 385 Dhrystone 2.1 MIPS @ 250 MHz 8 Kbytes instruction cache and 8 Kbytes data cache, 64 Kbytes internal SRAM, 64-channel DMA controller, 32-bit FlexBus
This device has the following features: 385 Dhrystone 2.1 MIPS @ 250 MHz 8 Kbytes instruction cache and 8 Kbytes data cache, 64 Kbytes internal SRAM, 64-channel DMA controller, 32-bit FlexBus
10/26 09:45
10/26 09:41
10/26 09:38
10/25 09:39
10/24 13:38
10/24 13:37
10/24 13:36
10/24 13:33
10/24 13:04
10/24 13:01
10/24 13:00
10/24 13:00
10/24 13:00
10/24 12:58
10/24 12:58
10/24 12:53
10/24 12:52
10/24 12:51
10/24 12:50
10/24 12:50