加入星计划,您可以享受以下权益:

  • 创作内容快速变现
  • 行业影响力扩散
  • 作品版权保护
  • 300W+ 专业用户
  • 1.5W+ 优质创作者
  • 5000+ 长期合作伙伴
立即加入

miniLA - mini Logic Analyzer(mini型逻辑分析仪)

2015/03/24
5
服务支持:
技术交流群

完成交易后在“购买成功”页面扫码入群,即可与技术大咖们分享疑惑和经验、收获成长和认同、领取优惠和红包等。

虚拟商品不可退

当前内容为数字版权作品,购买后不支持退换且无法转移使用。

加入交流群
扫码加入
获取工程师必备礼包
参与热点资讯讨论
放大
方块图
  • 方案介绍
  • 相关文件
  • 相关推荐
  • 电子产业图谱
申请入驻 产业图谱

MiniLA is a project of simple and cheap logic analyzer designed for amateur and semi-professional work.

Features:

  • Up to 32 channels
  • 128 Kb of memory for each channel
  • Sampling rate up to 100 MHz (timebase in 1-2-5 sequence)
  • External clock input
  • Input levels compatible with 3.3V and 5V logic
  • Selectable pretrigger/posttrigger buffer size in 8K steps
  • 16 bits wide trigger (0, 1, rising/falling edge, don't care)
  • Programmable min. trigger-event width (1-16)
  • Programmable trigger-events counter (1-16)
  • External trigger input
  • Communicating via LPT port (EPP mode support) or USB
  • Documentation and source codes released under GNU GPL

Hardware:

Heart of the miniLA is CPLD XC95288XL from Xilinx. This reprogrammable devices implements all of the necessary logic.

Samples are stored into fast synchronous SRAM AS7C33128.

Devices are supplied by 3.3V stabilized by LD1117DT-3.3.

Oscillator IC4(IC6) is a clock source for the CPLD. This oscillator is supplied by 3.3V. Good source for oscillators are old PC mainboards. Experiences shown, that such oscillators did not have problem to work with 3.3V power supply, although they are designed for 5V.

Project page:

                                      

Source:

https://minila.sourceforge.net/index.php

  • minila_hw_1.1.zip
    描述:整个硬件设计原理图和PCB源文件,用eagle软件打开
  • minila_win_0.6.3_src.zip
    描述:hardware
  • communication_protocol_fw_2.2.pdf
    描述:communication_protocol_fw

相关推荐

电子产业图谱