查看: 232|回复: 0

Si5317 时钟定时开发工具

[复制链接]
  • TA的每日心情
    开心
    2013-9-2 09:06
  • 签到天数: 11 天

    连续签到: 1 天

    [LV.3]偶尔看看II

    发表于 2014-11-5 09:57:17 | 显示全部楼层 |阅读模式
    分享到:
    Silicon Labs Si5317 时钟和定时器开发工具,第三代 DSPLL,超低jitter。Si5317评估板提供一个完整和简单的平台评估Si5317-EVB的特性和性能。The Si5315 Synchronous Ethernet/Telecom jitter attenuating clock multiplier has a comprehensive feature set, including any-rate frequency synthesis,multiple clock inputs, multip le clock outputs, alarm and status outputs, hitless switching between input clocks, and programmable output clock signal format (LVPECL,LVDS, CML, CMOS). For more details, consult theSilicon Labs timing products website at:www.silabs.com/timing.
    TheSi5315-EVB has two differential clock input and output ports that are AC terminated to 50 ohms and then AC coupled to the Si5315. The XA-XB reference is usually a 40 MHz crystal; however, there are provisions for an external XA-XB reference clock (either differential or single ended).
    The evaluation board (EVB) can be powered using two different approaches: external power supplies or by
    USB. Jumper plugs are provided to select between these two options. Jumper plugs are used to strap the device pins for the various pin value options. Status outputs are available on a ribbon connector header. SMA connectors are used for the clock input, output, and XA-XB reference signals.
    回复

    使用道具 举报

    您需要登录后才可以回帖 注册/登录

    本版积分规则

    关闭

    站长推荐上一条 /4 下一条



    手机版|小黑屋|与非网

    GMT+8, 2024-11-25 17:51 , Processed in 0.107339 second(s), 15 queries , MemCache On.

    ICP经营许可证 苏B2-20140176  苏ICP备14012660号-2   苏州灵动帧格网络科技有限公司 版权所有.

    苏公网安备 32059002001037号

    Powered by Discuz! X3.4

    Copyright © 2001-2024, Tencent Cloud.