收藏本版 |订阅

FPGA/DSP 今日: 0|主题: 2857|排名: 42 

版主: stanauo
作者 回复/查看 最后发表
预览 CIC 2011 Verilog SystemVerilog lab attachment zhang1998 2021-11-22 01827 zhang1998 2021-11-22 14:29
预览 想要学PT的同学,给你好教程! attachment zhang1998 2021-11-22 0225 zhang1998 2021-11-22 14:28
预览 Altera的IP zhang1998 2021-11-22 0592 zhang1998 2021-11-22 14:28
预览 HDLC 的源代码 attachment zhang1998 2021-11-22 0296 zhang1998 2021-11-22 14:27
预览 绝对好用的AES源代码(英文注释也很清楚) attachment zhang1998 2021-11-22 0282 zhang1998 2021-11-22 14:26
预览 Low-Voltage SOI CMOS VLSI Devices and Circuits attachment zhang1998 2021-11-22 0330 zhang1998 2021-11-22 11:26
预览 GPU工作原理 attachment zhang1998 2021-11-22 0337 zhang1998 2021-11-22 11:25
预览 TSMC 0.18um dc数字单元 attachment zhang1998 2021-11-22 0472 zhang1998 2021-11-22 11:24
预览 经典FPGA算法教材:Digital Signal Processing with Field Programmable Gate... attachment zhang1998 2021-11-22 0314 zhang1998 2021-11-22 11:24
预览 questasim10.6 破解文件 attachment zhang1998 2021-11-22 0823 zhang1998 2021-11-22 11:23
预览 中国台湾verilog超简明教程(很风趣) attachment zhang1998 2021-11-22 0252 zhang1998 2021-11-22 11:22
预览 mindshare书籍《SATA Storage Technology》 attachment zhang1998 2021-11-22 0296 zhang1998 2021-11-22 11:17
预览 Cadence Conformal Lec Verify CDC(Clock Domain Crossing) Jumpstart attachment zhang1998 2021-11-22 0778 zhang1998 2021-11-22 11:16
预览 如何写好状态机(附代码) attachment zhang1998 2021-11-22 0302 zhang1998 2021-11-22 11:15
预览 FPGA核心知识详解与开发技巧-完整版 attachment zhang1998 2021-11-22 01545 zhang1998 2021-11-22 11:15
预览 SystemVerilog 讲座(夏宇闻)PPT attachment zhang1998 2021-11-22 0218 zhang1998 2021-11-22 11:14
预览 基于门控时钟的电路低功耗设计 attachment zhang1998 2021-11-22 0232 zhang1998 2021-11-22 11:13
预览 Xilinx的对FPGA软件进行三模冗余的工具 attachment zhang1998 2021-11-22 0430 zhang1998 2021-11-22 11:12
预览 alter QUARTUSII11.0 & SP1下载地址及破解程序 attachment zhang1998 2021-11-22 0350 zhang1998 2021-11-22 11:12
预览 H.264视频解码芯片关键模块的研究与实现 attachment zhang1998 2021-11-22 0751 zhang1998 2021-11-22 11:10
预览 x-hdL 2.4.5 + 免安装 + xxx + batch attachment zhang1998 2021-11-22 0448 zhang1998 2021-11-22 11:02
预览 经典![Keshab K. Parhi] VLSI数字信号处理与设计实现 官方英文... attachment zhang1998 2021-11-22 0961 zhang1998 2021-11-22 11:02
预览 FPGA串口通信程序(Verilog HDL带FIFO) attachment zhang1998 2021-11-22 0246 zhang1998 2021-11-22 11:01
预览 AES加密算法(128)位的verilog实现 attachment zhang1998 2021-11-22 0959 zhang1998 2021-11-22 11:00
预览 发个Tanner的教程,包含L-edit,S-edit 是中文的课件哦 attachment zhang1998 2021-11-22 0395 zhang1998 2021-11-22 11:00
预览 hex2rom Intel Hex to verilog ROM attachment zhang1998 2021-11-22 0356 zhang1998 2021-11-22 10:59
预览 IEEE Std 1149.1-2001 : IEEE Standard Test Access Port and Boundary-Scan Architec attachment zhang1998 2021-11-22 0271 zhang1998 2021-11-22 10:58
预览 G. De Micheli - Synthesis And Optimization Of Digital Circuits attachment zhang1998 2021-11-22 0784 zhang1998 2021-11-22 10:57
预览 I2C master/slave synthesizable in verilog attachment zhang1998 2021-11-22 0236 zhang1998 2021-11-22 10:53
预览 I2C 源码 attachment zhang1998 2021-11-22 01417 zhang1998 2021-11-22 10:52
下一页 »

快速发帖

还可输入 80 个字符
您需要登录后才可以发帖 注册/登录

本版积分规则

关闭

站长推荐上一条 /4 下一条



手机版|小黑屋|与非网

GMT+8, 2024-11-14 16:05 , Processed in 0.057059 second(s), 7 queries , MemCache On.

ICP经营许可证 苏B2-20140176  苏ICP备14012660号-2   苏州灵动帧格网络科技有限公司 版权所有.

苏公网安备 32059002001037号

Powered by Discuz! X3.4

Copyright © 2001-2024, Tencent Cloud.