收藏本版 |订阅

FPGA/DSP 今日: 0|主题: 2857|排名: 40 

版主: stanauo
作者 回复/查看 最后发表
预览 NIOSII从入门到精通经典教程!!! attachment zhang1998 2021-11-25 01027 zhang1998 2021-11-25 15:05
预览 CAN总线 attachment zhang1998 2021-11-25 01358 zhang1998 2021-11-25 15:05
预览 异步电路设计 attachment zhang1998 2021-11-25 01470 zhang1998 2021-11-25 15:04
预览 推荐Sanjaya Maniktala的Buck-Converter Power Design Demystified attachment zhang1998 2021-11-25 0864 zhang1998 2021-11-25 15:03
预览 FIFO的Verilog源代码,可以任意调整深度 attachment zhang1998 2021-11-25 0898 zhang1998 2021-11-25 15:02
预览 华为内部培训资料合计 attachment zhang1998 2021-11-25 02768 zhang1998 2021-11-25 14:50
预览 Xilinx和Altera的CDR资料 attachment zhang1998 2021-11-25 0848 zhang1998 2021-11-25 14:49
预览 Xilinx_Zynq-7000 、Artix-7、Kintex-7、Virtex-7 原理图及PCB封装库 attachment zhang1998 2021-11-25 01717 zhang1998 2021-11-25 14:48
预览 cordic算法的DDS实现,里面有测试文档 attachment zhang1998 2021-11-25 01495 zhang1998 2021-11-25 14:46
预览 《Digital Video & Image Processing》,共122页,简单明了!推荐 attachment zhang1998 2021-11-25 0941 zhang1998 2021-11-25 14:45
预览 Fundamentals of Digital Logic with VHDL Design with CD-ROM altera 推荐最... attachment zhang1998 2021-11-25 0806 zhang1998 2021-11-25 14:44
预览 Hspice仿真教程 超级详细 有图演示 attachment zhang1998 2021-11-25 0829 zhang1998 2021-11-25 14:43
预览 复旦数字集成电路设计课件,习题,和答案!!! attachment zhang1998 2021-11-25 01306 zhang1998 2021-11-25 14:41
预览 ethernet--verilog源码 attachment zhang1998 2021-11-25 02522 zhang1998 2021-11-25 11:59
预览 数字均衡器的设计vhdl attachment zhang1998 2021-11-25 0914 zhang1998 2021-11-25 11:58
预览 sdram_design attachment zhang1998 2021-11-25 0818 zhang1998 2021-11-25 11:58
预览 传两个dds的代码和论文 attachment zhang1998 2021-11-25 0834 zhang1998 2021-11-25 11:57
预览 数模接口设计JESD204B协议及相关参考设计资料等 attachment zhang1998 2021-11-25 0925 zhang1998 2021-11-25 11:56
预览 通向FPGA之路---七天玩转Altera之时序篇V1.0 attachment zhang1998 2021-11-25 01525 zhang1998 2021-11-25 11:53
预览 10-100-1000Mbps以太网MAC的设计 attachment zhang1998 2021-11-25 0781 zhang1998 2021-11-25 11:52
预览 usart的verilog代码 attachment zhang1998 2021-11-25 0810 zhang1998 2021-11-25 11:52
预览 questasim_10.1d命令快速参考 attachment zhang1998 2021-11-25 01320 zhang1998 2021-11-25 11:47
预览 实例_CPLD控制直流伺服馬達 attachment zhang1998 2021-11-25 0991 zhang1998 2021-11-25 11:46
预览 usb2.0 IP core attachment zhang1998 2021-11-25 0925 zhang1998 2021-11-25 11:45
预览 cadence资料 attachment zhang1998 2021-11-25 01364 zhang1998 2021-11-25 11:36
预览 Verilog HDL高级数字设计(英文版)及书上源代码 attachment zhang1998 2021-11-25 0760 zhang1998 2021-11-25 11:36
预览 一个有符号的16位乘法器的verilog代码 attachment zhang1998 2021-11-25 01222 zhang1998 2021-11-25 11:35
预览 EDA课程设计集(13个) attachment zhang1998 2021-11-25 01130 zhang1998 2021-11-25 11:34
预览 modelsim:将HEX文件直接读入RAM/ROM attachment zhang1998 2021-11-25 01687 zhang1998 2021-11-25 11:33
预览 HDL designer安装破解方法及破解包 attachment zhang1998 2021-11-25 0963 zhang1998 2021-11-25 11:23
下一页 »

快速发帖

还可输入 80 个字符
您需要登录后才可以发帖 注册/登录

本版积分规则

关闭

站长推荐上一条 /4 下一条



手机版|小黑屋|与非网

GMT+8, 2024-11-15 10:37 , Processed in 0.090464 second(s), 7 queries , MemCache On.

ICP经营许可证 苏B2-20140176  苏ICP备14012660号-2   苏州灵动帧格网络科技有限公司 版权所有.

苏公网安备 32059002001037号

Powered by Discuz! X3.4

Copyright © 2001-2024, Tencent Cloud.